Abstract
Introduction
In the next decade, technology trends -smaller feature sizes, lower voltage levels, higher operating frequencies, reduced logic depth ~ are projected to cause an increase in the soft error failure rate in integrated circuits. While memories have historically been the focus for soft error failure rate reduction, recent studies indicate that the soft error failure rate in logic will increase to an extent where it will become comparable to present-day unprotected memory elements [Cohen 991, [Shivakumar 021. As a result, there is an urgent need for techniques to estimate and reduce the soft error failure rate in logic circuits.
As the complexity of designs increase, the current practice of addressing the soft error robustness of a logic circuit following physical design will result in increased iterations in the design cycle. While SPICE -based characterizations of library cells after backannotation are extensively used today, such techniques arc inherently computationally expensive and incorporating them into logic synthesis engines and other design automation tools presents significant challenges.
There is a need for techniques to incorporate SEU-310 robustness metrics into the design cycle at higher levels of design abstraction, i.e., earlier in the design cycle, to realize inherently robust circuits. By working with a model that accurately captures the effects of a SEU for simulation purposes at the gate level, the computational bottleneck can be significantly alleviated. The purpose of this paper is to develop one such model for efficient and accurate analysis, and to show how that can be used to harden logic gates by transistor sizing.
The following are the contributions of this paper:
1. The rest of this paper is organized as follows. In Section 2, we discuss previous literature and discuss the motivation for this paper in greater detail. In Section 3, we present the model and the numerical technique for SEU analysis. In Section 4, we discuss the effects of transistor sizing on SEU immunity and present an efficient technique to size transistors for radiation hardening in logic circuits. In Section 5 , we present experimental results for the methods described in Sections 3 and 4. Section 6 is a conclusion.
Motivation and previous work
Several papers have addressed the problem of modeling and estimating the voltage transient that results at a logic gate following a SEU. An efficient and accurate estimation of the rise time, the fall time, and the duration of the resulting transient voltage pulse is highly desirable. In [Dharchoudhury 941, the simulation time interval was divided into several independent segments (time intervals). A piecewise quadratic function (i.e., a quadratic function for each time segment) was used to approximate the double exponential waveform for the current pulse used to model a SEU at a node (Section 3, Equation 2). In [Dahlgren 951 , although the current at the node where the particle strike occurs is modeled by a double exponential function, the contribution from the from the r p time constant (Section 3, Equation 2) was ignored. Other methods proposed in literature are mainly used for fault injection and simulation. There, accuracy is compromised for speed of computation, rendering them unsuitable for use in cases where accuracy is desirable.
In this paper we present a method to estimate the transient voltage waveform that is not just faster than traditional SPICE-based approaches but also highly accurate. Besides this, the other main motivation for this paper is the development of a fast transistor sizing method to eliminate the effects of a SEU a t a logic gate by examining the relation between the transistor size and the injected charge. A large transistor can dissipate (sink) the injected charge as quickly as it is deposited, so that the transient does not achieve sufficient magnitude and duration to propagate to gates in the fanout. Moreover, since the voltage disturbance is a finite energy transient effect, the injected charge Q also needs to he factored in when selecting the optimal transistor size. There is a trade-off however, since increasing the transistor size will impact not just area but also power consumption and delay. The proposed technique can be used to balance overhead costs (area, power, delay) to choose the minimal transistor size to achieve the desired level of SEU immunity.
Modeling and analysis
Figure 1 illustrates the CMOS circuit used to explain the modeling and analysis in this paper. CO,, is the output capacitance at node N and is obtained by scaling the unit output capacitance Cu,it by the transistor size F. C, is the lumped parasitic capacitance (interconnect and fanout) at node N . The total capacitance associated with node N is given by For the rest of this paper, we focus on the voltage V,,(t) at node N , since its magnitude and duration will determine how the disturbance propagates through gates in its transitive fanout in the logic circuit to the primary outputs or latches.
I i n ( t ) denotes the double exponential current pulse produced as a result of a particle strike at N . Iin(t) has been approximated by a double exponential current pulse injected into the site of the particle strike [Messenger 821, [Dharchoudhury 941:
In the above equation, Q is the amount of injected charge (positive or negative) that is deposited as a result of a particle strike, r, represents the collection time-constant of the junction, and r p accounts for the ion-track establishment timexonstant. T, and r p are constants dependent on several process-related factors.
In this paper, we only consider the worse case transient effects to logic values 0 and 1. A transient to 1 (0) refers to the case when the steady-state logic value at N is 0 (1) in the fault-free case and a SEU generates a positive (negative) transition to 1 (0) at N . The rest of this section discusses the response of the NAND gate at node N when a SEU causes a transient to 1. The analysis for a SEU that causes a transient to 0 is symmetrical, with the use of PMOS transistor equations. Note that the PMOS transistors, whose inputs are at logic value 1, are off and hence do not figure in the analysis here. We set both inputs of the NAND gate to 1, so that the voltage is 0 at N in the fault-free case. For a transient to 1 in the NAND gate, the site for injection of current source I;,,(t) can be one of the internal nodes or the output of the gate. Since any disturbance internal to the gate has to propagate through one (or more) series transistors before reaching the output of the gate, the magnitude of the pulse will be reduced (or fade out altogether) during this propagation. Thus, the worst case occurs when the site for charge injection is the output of the gate (i.e., node N ) .
Note that the amplitude of the transient pulse at N given by VWt(t) is limited by the forward bias voltage on the diode between the drain and the body of the PMOS transistor. For a transient to 1, the drain to body diode that is reverse-biased under normal o p erating conditions may switch to forward-bias if the transient pulse rises above VDD + Vdio,je. We focus on computing %,,(t) in the 0 to VDD + %iode range for the rest of this discussion.
Depending on the region of operation of the nMOS , transistor, the voltage pulse Vmt(t) is given by the solution to the following differential equation:
where
for V,,, < (VDD -VT,,,) (linear) and
ID(vmt)=B'(vGS-VT,n)2 ( 5 )
for (VDD -V T ,~) 5 Vmt < (VDD +%,de) (saturation).
V,, is the threshold voltage of the nMOS transistor,
Iln(t) is the injected current, V& equals VDO, is the aspect ratio of the nMOS transistor, and CL is the load capacitance at node N (as explained in Equation 1). The transconductance p is not a constant but a function of VOut(t) and this has to be accounted for in the numerical analysis method presented in Section 3.1. A detailed explanation of how 0 is determined and approximated is presented in the appendix.
Numerical analysis for V,,(t)
Given the initial condition V,,,(O) = 0, the above dif- 
Vo,t(tn) + ~( k i
where h is the time step,
The solution for is accurate to the fourth order. In Section 5 , we present results that show that the solution obtained using the proposed method is accurate to within 10% of the results obtained using Level 49 SPICE simulations.
Sizing for SEU immunity
In this section, we describe an efficient method to compute the minimum transistor size ( y),in required to limit the maximum value of the transient pulse V,,,,(t) at node N to a pre-specified value. We denote this limit on Vmt(t) by VSE". For the rest of this discussion, we assume this limit on the peak value VSE" is 9 (that is VIH for gates in the transitive fanout). Note that the method is equally applicable for any other limit on the peak value of V,,(t). As Vo,t(t) rises from 0 to 9, the nMOS transistor is in the linear region of operation. The cross-coupled nature of the differential Equation 3 implies that there is no closed form expression for the instant t,,, when V,,(t) reaches 9. However, since t,,, occurs after the injected current I ; n ( t ) reaches its maximum, it is possible to use the following iterative procedure to compute t,,,. This, along with Equation 10, can be solved using the bisection method [Nakamura 93) over the interval [tStart,t,,f] to determine both unknowns t,,,, and In Section 5, we present experimental results that use this method to determine that are in excellent agreement with those obtained using SPICE.
Experimental results
The SPICE library used for all simulation is the TSMC 0.18 micro library distributed by [MOSIS] . The transconductance parameter p, for a range of transistor sizes, is an input' from SPICE to the proposed setup (as explained in the appendix). The unit output capacitance Gunit was also determined using SPICE and scaled according to Equation 1. We used T= = 0.211s and r~ = 0.05ns in all our experiments.
Calculation of V,,,(t)
In Figure 3 , we present a comparison between three sets of curves for Vout(t). Each set of curves corresponds to different amounts of charge injected (i.e., SEUs of different strengths) as annotated in the figure.
The transistor size remained fixed in all the cases. The solid curve in each set wyas obtained using the numerical analysis method described in Section 3.1, while the dashed curve was obtained from SPICE simulations. It is clear that for fixed transistor sizing, SEUs of greater magnitude produce transients of larger swing and duration at the output of the gate in comparison to SEUs of smaller magnitude. It is also clear that the proposed numerical analysis technique is very accurate and that the results vary by less than 10% from those obtained by Level 49 SPICE simulations. In Figure 5 , we varied the width of the transistor continuously for three different values of charge injected into the node N . The pulse width of the transient, given hy the time that %,,(t) exceeds 9 was measured for each of the cases. It is clear that there is an excellent agreement between the results obtained using proposed numerical analysis method and those obtained using SPICE simulations. It is also clear that as the transistor size increases, the magnitude and duration of the transient voltage pulse (as measured about *) decreases and for large enough sizing, becomes zero. This observation can be exploited to radiation harden gates by sizing transistors, as described in the next section. 
Sizing for SEU immunity
In Figure 6 , we present the minimum transistor aspect ratio needed to limit the peak of the voltage tran- 
Conclusions
In the future, as designs become more complex and as the soft error failure rate of logic circuits becomes unacceptably high, there will be a need for simulation and design automation techniques for radiation hardening. This paper described an efficient and accurate technique to simulate SEU effects in logic gates. A novel technique for transistor sizing to reduce SEU susceptibility that is very accurate in comparison to SPICE was also described. An area for future research is to investigate how this sizing technique can be used to selectively target the most sensitive nodes in a logic circuit. 
